


## 40V N-Channel Enhancement Mode MOSFET

### Description


The 120N04D uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.



### General Features

$V_{DS} = 40V$   $I_D = 120A$

$R_{DS(ON)} < 3.2m\Omega$  @  $V_{GS}=10V$



### Application

Battery protection

Load switch

Uninterruptible power supply



### Absolute Maximum Ratings ( $T_c=25^\circ C$ unless otherwise noted)







Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	40	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D@T_c=25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	120	A
$I_D@T_c=100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	85	A
$IDM$	Pulsed Drain Current <sup>2</sup>	360	A
$EAS$	Single Pulse Avalanche Energy <sup>3</sup>	145	mJ
$IAS$	Avalanche Current	57	A
$P_D@T_c=25^\circ C$	Total Power Dissipation <sup>4</sup>	22	W
$T_{STG}$	Storage Temperature Range	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	°C
$R_{\theta JA}$	Thermal Resistance Junction-Ambient <sup>1</sup>	55	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case <sup>1</sup>	1.7	°C/W






**40V N-Channel Enhancement Mode MOSFET**
**Electrical Characteristics ( $T_J=25^\circ\text{C}$ , unless otherwise noted)**


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$ , $I_D=250\mu\text{A}$	40	---	---	V
RDS(ON)	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=10\text{V}$ , $I_D=20\text{A}$	---	2.5	3.2	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$ , $I_D=15\text{A}$	---	3.8	5.3	
VGS(th)	Gate Threshold Voltage	$V_{GS}=V_{DS}$ , $I_D = 250\mu\text{A}$	1.2	1.7	2.2	V
IDSS	Drain-Source Leakage Current	$V_{DS}=40\text{V}$ , $V_{GS}=0\text{V}$ , $T_J=25^\circ\text{C}$	---	---	1	$\mu\text{A}$
IDSS	Drain-Source Leakage Current	$V_{DS}=40\text{V}$ , $V_{GS}=0\text{V}$ , $T_J=55^\circ\text{C}$	---	---	5	
IGSS	Gate-Source Leakage Current	$V_{GS}=\pm 20\text{V}$ , $V_{DS}=0\text{V}$	---	---	$\pm 100$	nA
gfs	Forward Transconductance	$V_{DS}=5\text{V}$ , $I_D=20\text{A}$	---	75	---	S
R <sub>g</sub>	Gate Resistance	$V_{DS}=0\text{V}$ , $V_{GS}=0\text{V}$ , $f=1\text{MHz}$	---	1.5	---	$\Omega$
Q <sub>g</sub>	Total Gate Charge (4.5V)	$V_{DS}=20\text{V}$ , $V_{GS}=4.5\text{V}$ , $I_D=20\text{A}$	---	22.7	---	nC
Qgs	Gate-Source Charge		---	7.5	---	
Qgd	Gate-Drain Charge		---	5.5	---	
Td(on)	Turn-On Delay Time	$V_{DD}=20\text{V}$ , $V_{GS}=10\text{V}$ , $R_G=3\Omega$ $I_D=20\text{A}$	---	10	---	ns
T <sub>r</sub>	Rise Time		---	5	---	
Td(off)	Turn-Off Delay Time		---	33	---	
T <sub>f</sub>	Fall Time		---	6.5	---	
C <sub>iss</sub>	Input Capacitance	$V_{DS}=20\text{V}$ , $V_{GS}=0\text{V}$ , $f=1\text{MHz}$	---	2648	---	pF
C <sub>oss</sub>	Output Capacitance		---	899	---	
C <sub>rss</sub>	Reverse Transfer Capacitance		---	71	---	
I <sub>s</sub>	Continuous Source Current <sup>1,5</sup>	$V_G=V_D=0\text{V}$ , Force Current	---	---	30	A
V <sub>SD</sub>	Diode Forward Voltage <sup>2</sup>	$V_{GS}=0\text{V}$ , $I_S=1\text{A}$ , $T_J=25^\circ\text{C}$	---	---	1	V

Note :


- 1.The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is  $V_{DD}=25\text{V}$ ,  $V_{GS}=10\text{V}$ ,  $L=0.1\text{mH}$ ,  $I_{AS}=54\text{A}$
- 4.The power dissipation is limited by  $150^\circ\text{C}$  junction temperature
- 5.The data is theoretically the same as I<sub>D</sub> and I<sub>DM</sub> , in real applications , should be limited by total power dissipation.

**40V N-Channel Enhancement Mode MOSFET**
**N-Channel Typical Characteristics**

**Fig.1 Typical Output Characteristics**

**Fig.2 On-Resistance vs G-S Voltage**

**Fig.3 Source Drain Forward Characteristics**

**Fig.4 Gate-Charge Characteristics**

**Fig.5 Normalized  $V_{GS(th)}$  vs  $T_J$** 

**Fig.6 Normalized  $R_{DS(on)}$  vs  $T_J$**


**40V N-Channel Enhancement Mode MOSFET**

**Fig.7 Capacitance**
**Fig.8 Safe Operating Area**

**Fig.9 Normalized Maximum Transient Thermal Impedance**

**Fig.10 Switching Time Waveform**

**Fig.11 Unclamped Inductive Switching Wave**

**40V N-Channel Enhancement Mode MOSFET**
**Package Mechanical Data: TO-252-3L**

**TO-252**

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.10		2.50	0.083		0.098
A2	0		0.10	0		0.004
B	0.66		0.86	0.026		0.034
B2	5.18		5.48	0.202		0.216
C	0.40		0.60	0.016		0.024
C2	0.44		0.58	0.017		0.023
D	5.90		6.30	0.232		0.248
D1	5.30REF			0.209REF		
E	6.40		6.80	0.252		0.268
E1	4.63			0.182		
G	4.47		4.67	0.176		0.184
H	9.50		10.70	0.374		0.421
L	1.09		1.21	0.043		0.048
L2	1.35		1.65	0.053		0.065
V1		7°			7°	
V2	0°		6°	0°		6°

**Reel Specification-TO-252**


Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
W	15.90	16.00	16.10	0.626	0.630	0.634
E	1.65	1.75	1.85	0.065	0.069	0.073
F	7.40	7.50	7.60	0.291	0.295	0.299
D0	1.40	1.50	1.60	0.055	0.059	0.063
D1	1.40	1.50	1.60	0.055	0.059	0.063
P0	3.90	4.00	4.10	0.154	0.157	0.161
P1	7.90	8.00	8.10	0.311	0.315	0.319
P2	1.90	2.00	2.10	0.075	0.079	0.083
A0	6.85	6.90	7.00	0.270	0.271	0.276
B0	10.45	10.50	10.60	0.411	0.413	0.417
K0	2.68	2.78	2.88	0.105	0.109	0.113
T	0.24		0.27	0.009		0.011
t1	0.10			0.004		
10P0	39.80	40.00	40.20	1.567	1.575	1.583